Sciweavers

4491 search results - page 752 / 899
» Algorithm Engineering
Sort
View
CODES
2003
IEEE
15 years 11 months ago
A codesigned on-chip logic minimizer
Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic...
Roman L. Lysecky, Frank Vahid
CODES
2003
IEEE
15 years 11 months ago
A low-cost memory architecture with NAND XIP for mobile embedded systems
NAND flash memory has become an indispensable component in mobile embedded systems because of its versatile features such as non-volatility, solid-state reliability, low cost and ...
Chanik Park, Jaeyu Seo, Sunghwan Bae, Hyojun Kim, ...
DATE
2003
IEEE
124views Hardware» more  DATE 2003»
15 years 11 months ago
Hierarchical Global Floorplacement Using Simulated Annealing and Network Flow Area Migration
– Floorplanning large designs with many hard macros and IP blocks of various sizes is becoming an increasingly important and challenging problem. This paper presents a global flo...
Wonjoon Choi, Kia Bazargan
EUROMICRO
2003
IEEE
15 years 11 months ago
Providing Interactive Video on Demand Services in Distributed Architecture
True VoD systems provide interactive on-demand video service by allocating each client a dedicated stream. Such a scheme is inefficient when the system has a large number of users...
Bahjat Qazzaz, Remo Suppi, Fernando Cores, Ana Rip...
GLVLSI
2003
IEEE
171views VLSI» more  GLVLSI 2003»
15 years 11 months ago
Combining wire swapping and spacing for low-power deep-submicron buses
We propose an approach for reducing the energy consumption of address buses that targets both the switching and the crosstalk components of power dissipation. The method is based ...
Enrico Macii, Massimo Poncino, Sabino Salerno