233 search results - page 9 / 47 » Address Code Generation for Digital Signal Processors |
173
click to vote
ICIP
2004
IEEE
16 years 7 months ago
2004
IEEE
We present a practical scheme for error-resilient digital video broadcasting, using the Wyner-Ziv coding paradigm. We apply the general framework of systematic lossy source-channe...
152
click to vote
VLSISP
1998
15 years 5 months ago
1998
This paper describes the architecture and the performance of a new programmable 16-bit Digital Signal Processor (DSP) engine. It is developed specifically for next generation wire...
168
click to vote
CODES
2007
IEEE
16 years 5 days ago
2007
IEEE
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
185
click to vote
ISCAS
1994
IEEE
15 years 10 months ago
1994
IEEE
This paper presents a novel VLSI architecture for high-speed data compressor designs which implement the well-known LZ77 algorithm. The architecture mainly consists of three units...
169
click to vote
ISLPED
2003
ACM
15 years 11 months ago
2003
ACM
Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-gigahe...