Sciweavers

21183 search results - page 488 / 4237
» Adaptive Testing by Test
Sort
View
EURODAC
1990
IEEE
92views VHDL» more  EURODAC 1990»
15 years 11 months ago
Accelerated test pattern generation by cone-oriented circuit partitioning
In this paper an efficient cone oriented circuit partitioning method is presented, which significantly speeds up automatic test pattern generation for combinational circuits. The ...
Torsten Grüning, Udo Mahlstedt, Wilfried Daeh...
182
Voted
ICFEM
2007
Springer
15 years 10 months ago
Testing for Refinement in CSP
Abstract. CSP is a well-established formalism for modelling and verification of concurrent reactive systems based on refinement. Consolidated denotational models and an effective t...
Ana Cavalcanti, Marie-Claude Gaudel
ASPDAC
2006
ACM
128views Hardware» more  ASPDAC 2006»
15 years 10 months ago
A new test and characterization scheme for 10+ GHz low jitter wide band PLL
- This paper presents a new test and characterization scheme for 10+ GHz low jitter wide band PLL in 90 nm partially depleted (PD) Silicon-On-Insulator (SOI) CMOS technology. We me...
Kazuhiko Miki, David Boerstler, Eskinder Hailu, Ji...
DATE
2004
IEEE
131views Hardware» more  DATE 2004»
15 years 10 months ago
Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures
The increasing complexity of system-on-chip (SOC) integrated circuits has spurred the development of versatile automatic test equipment (ATE) that can simultaneously drive differe...
Anuja Sehgal, Krishnendu Chakrabarty
188
Voted
DFT
2004
IEEE
93views VLSI» more  DFT 2004»
15 years 10 months ago
First Level Hold: A Novel Low-Overhead Delay Fault Testing Technique
This paper presents a novel delay fault testing technique, which can be used as an alternative to the enhanced scan based delay fault testing, with significantly less design overh...
Swarup Bhunia, Hamid Mahmoodi-Meimand, Arijit Rayc...