Sciweavers

21183 search results - page 283 / 4237
» Adaptive Testing by Test
Sort
View
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
15 years 11 months ago
FreezeFrame: Compact Test Generation Using a Frozen Clock Strategy
Test application time is an important factor in the overall cost of VLSI chip testing. We present a new ATPG approach for generating compact test sequences for sequential circuits...
Yanti Santoso, Matthew C. Merten, Elizabeth M. Rud...
SIGUCCS
1999
ACM
15 years 11 months ago
Usability Testing: A Quick, Cheap, and Effective Method
The University of Portland Office of Computer and Telecommunication Services (CTS) created an Intranet web site for the University community during the summer of 1998. In the summ...
Jerilyn Prescott, Matt Crichton
VTS
1998
IEEE
124views Hardware» more  VTS 1998»
15 years 10 months ago
A Test Pattern Generation Methodology for Low-Power Consumption
This paper proposes an ATPG technique that reduces power dissipation during the test of sequential circuits. The proposed approach exploits some redundancy introduced during the t...
Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,...
DATE
1997
IEEE
100views Hardware» more  DATE 1997»
15 years 10 months ago
On the generation of pseudo-deterministic two-patterns test sequence with LFSRs
Many Built-In Self Test pattern generators use Linear Feedback Shift Registers (LFSR) to generate test sequences. In this paper, we address the generation of deterministic pairs o...
Christian Dufaza, Yervant Zorian
DATE
1997
IEEE
74views Hardware» more  DATE 1997»
15 years 10 months ago
Efficient and accurate testing of analog-to-digital converters using oscillation-test method
This paper describes a practical test approach for analog-to-digital converters (ADCs) based on the oscillation-test strategy. The oscillation-test is applied to convert the ADC u...
Karim Arabi, Bozena Kaminska