Sciweavers

11384 search results - page 1979 / 2277
» Achieved IPC Performance
Sort
View
ASPDAC
2006
ACM
120views Hardware» more  ASPDAC 2006»
16 years 21 days ago
A novel framework for multilevel full-chip gridless routing
— Due to its great flexibility, gridless routing is desirable for nanometer circuit designs that use variable wire widths and spacings. Nevertheless, it is much more difficult ...
Tai-Chen Chen, Yao-Wen Chang, Shyh-Chang Lin
ASPLOS
2006
ACM
16 years 21 days ago
Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance
Redundant threading architectures duplicate all instructions to detect and possibly recover from transient faults. Several lighter weight Partial Redundant Threading (PRT) archite...
Vimal K. Reddy, Eric Rotenberg, Sailashri Parthasa...
CASES
2006
ACM
16 years 21 days ago
High-level power analysis for multi-core chips
Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs) and embedded multi-processor systems-on-a-chip (MPSoCs...
Noel Eisley, Vassos Soteriou, Li-Shiuan Peh
HIKM
2006
ACM
16 years 21 days ago
Automatic document indexing in large medical collections
Term extraction relates to extracting the most characteristic or important terms (words or phrases) in a document. This information is commonly used for improving the accuracy of ...
Angelos Hliaoutakis, Kalliopi Zervanou, Euripides ...
ISPD
2006
ACM
90views Hardware» more  ISPD 2006»
16 years 21 days ago
Fast buffer insertion considering process variations
Advanced process technologies call for a proactive consideration of process variations in design to ensure high parametric timing yield. Despite of its popular use in almost any h...
Jinjun Xiong, Lei He
« Prev « First page 1979 / 2277 Last » Next »