11384 search results - page 1948 / 2277 » Achieved IPC Performance |
178
click to vote
HPCA
2005
IEEE
16 years 7 months ago
2005
IEEE
This paper studies the impact of L2 cache sharing on threads that simultaneously share the cache, on a Chip Multi-Processor (CMP) architecture. Cache sharing impacts threads non-u...
157
click to vote
HPCA
2004
IEEE
16 years 7 months ago
2004
IEEE
Pipeline gating has been proposed for reducing wasted speculative execution due to branch mispredictions. As processors become deeper or wider, pipeline gating becomes more import...
254
click to vote
HPCA
2004
IEEE
16 years 7 months ago
2004
IEEE
Recent research suggests that there are large variations in a cache's spatial usage, both within and across programs. Unfortunately, conventional caches typically employ fixe...
187
click to vote
HPCA
2004
IEEE
16 years 7 months ago
2004
IEEE
Modern out-of-order processors tolerate long latency memory operations by supporting a large number of inflight instructions. This is particularly useful in numerical applications...
160
click to vote
HPCA
2003
IEEE
16 years 7 months ago
2003
IEEE
Although caches for decades have been the backbone of the memory system, the speed gap between CPU and main memory suggests their augmentation with prefetching mechanisms. Recentl...