Sciweavers

5599 search results - page 392 / 1120
» Abstract State Services
Sort
View
TACAS
2005
Springer
124views Algorithms» more  TACAS 2005»
16 years 7 days ago
Dynamic Symmetry Reduction
Abstract. Symmetry reduction is a technique to combat the state explosion problem in temporal logic model checking. Its use with symbolic representation has suffered from the proh...
E. Allen Emerson, Thomas Wahl
167
Voted
WIA
2004
Springer
16 years 2 days ago
Testability of Oracle Automata
d abstract) Gaoyan Xie, Cheng Li, and Zhe Dang   School of Electrical Engineering and Computer Science Washington State University Pullman, WA 99164, USA Abstract. In this paper, ...
Gaoyan Xie, Cheng Li, Zhe Dang
VLSID
1999
IEEE
122views VLSI» more  VLSID 1999»
15 years 11 months ago
Formal Verification of an ARM Processor
This paper presents a detailed description of the application of a formal verification methodology to an ARM processor. The processor, a hybrid between the ARM7 and the StrongARM ...
Vishnu A. Patankar, Alok Jain, Randal E. Bryant
DATE
2004
IEEE
129views Hardware» more  DATE 2004»
15 years 10 months ago
On the Design and Verification Methodology of the Look-Aside Interface
In this paper, we present a technique to design and verify the Look-Aside (LA-1) Interface standard used in network processors. Our design flow includes several refinements starti...
Ali Habibi, Asif Iqbal Ahmed, Otmane Aït Moha...
FMOODS
2007
15 years 8 months ago
Model Checking of Extended OCL Constraints on UML Models in SOCLe
We present the first tool that offers dynamic verification of extended traints on UML models. It translates a UML model into an Abstract State (ASM) which is transformed by an AS...
John Mullins, Raveca Oarga