Sciweavers

2796 search results - page 453 / 560
» A time structure based software reliability model
Sort
View
ETS
2007
IEEE
128views Hardware» more  ETS 2007»
15 years 8 months ago
Selecting Power-Optimal SBST Routines for On-Line Processor Testing
Software-Based Self-Test (SBST) has emerged as an effective strategy for on-line testing of processors integrated in non-safety critical embedded system applications. Among the mo...
Andreas Merentitis, Nektarios Kranitis, Antonis M....
CODES
2008
IEEE
16 years 24 days ago
Static analysis of processor stall cycle aggregation
Processor Idle Cycle Aggregation (PICA) is a promising approach for low power execution of processors, in which small memory stalls are aggregated to create a large one, and the p...
Jongeun Lee, Aviral Shrivastava
CASES
2006
ACM
16 years 8 days ago
High-level power analysis for multi-core chips
Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs) and embedded multi-processor systems-on-a-chip (MPSoCs...
Noel Eisley, Vassos Soteriou, Li-Shiuan Peh
DGO
2007
168views Education» more  DGO 2007»
15 years 7 months ago
A distributed event-triggered knowledge sharing system
Government agencies globally are facing problems such as illegal immigration, terrorism, and disease diagnosis and control. Solutions to these problems rely heavily on collaborati...
Seema Degwekar, Jeff DePree, Stanley Y. W. Su, How...
BMCBI
2007
124views more  BMCBI 2007»
15 years 6 months ago
Analysis on multi-domain cooperation for predicting protein-protein interactions
Background: Domains are the basic functional units of proteins. It is believed that protein-protein interactions are realized through domain interactions. Revealing multi-domain c...
Rui-Sheng Wang, Yong Wang, Ling-Yun Wu, Xiang-Sun ...