Sciweavers

1055 search results - page 90 / 211
» A system level perspective on branch architecture performanc...
Sort
View
JSAC
2006
100views more  JSAC 2006»
15 years 6 months ago
Measuring and Improving the Performance of Network Mobility Management in IPv6 Networks
Measuring the performance of an implementation of a set of protocols and analyzing the results is crucial to understanding the performance and limitations of the protocols in a rea...
Henrik Petander, Eranga Perera, Kun-Chan Lan, Arun...
RTAS
2007
IEEE
16 years 17 days ago
Soft Real-Time Scheduling on Performance Asymmetric Multicore Platforms
This paper discusses an approach for supporting soft realtime periodic tasks in Linux on performance asymmetric multicore platforms (AMPs). Such architectures consist of a large n...
John M. Calandrino, Dan P. Baumberger, Tong Li, Sc...
DANCE
2002
IEEE
15 years 11 months ago
Design and Evaluation of a High Performance Dynamically Extensible Router
This paper describes the design, implementation and performance of an open, high performance, dynamically extensible router under development at Washington University in St. Louis...
Fred Kuhns, John D. DeHart, Anshul Kantawala, Ralp...
DAC
2009
ACM
16 years 7 months ago
Non-intrusive dynamic application profiling for multitasked applications
Application profiling ? the process of monitoring an application to determine the frequency of execution within specific regions ? is an essential step within the design process f...
Karthik Shankar, Roman L. Lysecky
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
15 years 11 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan