Sciweavers

1055 search results - page 88 / 211
» A system level perspective on branch architecture performanc...
Sort
View
CHI
2004
ACM
16 years 6 months ago
Context-sensitive design and human-centered interactive systems
Context is a critical element in forming the performance of interactive systems. As the functional diversity and range of use context of the system increase, context sensitivity b...
Keiichi Sato, Ken Douros
CISIS
2009
IEEE
16 years 1 months ago
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints
—Regular multi-core processors are appearing in the embedded system market as high performance software programmable solutions. The use of regular interconnect fabrics for them a...
Francisco Gilabert Villamón, Daniele Ludovi...
SAMOS
2007
Springer
16 years 12 days ago
Online Prediction of Applications Cache Utility
— General purpose architectures are designed to offer average high performance regardless of the particular application that is being run. Performance and power inefficiencies a...
Miquel Moretó, Francisco J. Cazorla, Alex R...
DAC
2005
ACM
16 years 7 months ago
Locality-conscious workload assignment for array-based computations in MPSOC architectures
While the past research discussed several advantages of multiprocessor-system-on-a-chip (MPSOC) architectures from both area utilization and design verification perspectives over ...
Feihui Li, Mahmut T. Kandemir
WSC
1997
15 years 7 months ago
Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter
We present an extension to an existing SPARC V8 instruction set simulator, SimICS, to support accurate profiling of branches and instruction cache misses. SimICS had previously su...
Peter S. Magnusson