Sciweavers

1055 search results - page 135 / 211
» A system level perspective on branch architecture performanc...
Sort
View
FPL
2010
Springer
134views Hardware» more  FPL 2010»
15 years 4 months ago
GPU Versus FPGA for High Productivity Computing
Heterogeneous or co-processor architectures are becoming an important component of high productivity computing systems (HPCS). In this work the performance of a GPU based HPCS is c...
David Huw Jones, Adam Powell, Christos-Savvas Boug...
DAC
2007
ACM
15 years 10 months ago
Verification Methodologies in a TLM-to-RTL Design Flow
SoC based system developments commonly employ ESL design ogies and utilize multiple levels of abstract models to provide feasibility study models for architects and development pl...
Atsushi Kasuya, Tesh Tesfaye
HPCA
2009
IEEE
16 years 6 months ago
Accurate microarchitecture-level fault modeling for studying hardware faults
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu...
CASCON
2010
204views Education» more  CASCON 2010»
15 years 1 months ago
Effective collaboration and consistency management in business process modeling
ion and giving them a medium to express and implement change. One of the keys to achieve agility for creating business processes depends on close interaction between IT department ...
Moises Castelo Branco, Yingfei Xiong, Krzysztof Cz...
MICRO
2008
IEEE
119views Hardware» more  MICRO 2008»
16 years 20 days ago
The StageNet fabric for constructing resilient multicore systems
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...