Sciweavers

1055 search results - page 109 / 211
» A system level perspective on branch architecture performanc...
Sort
View
CODES
2006
IEEE
16 years 14 days ago
TLM/network design space exploration for networked embedded systems
This paper presents a methodology to combine Transaction Level Modeling and System/Network co-simulation for the design of networked embedded systems. As a result, a new design di...
Nicola Bombieri, Franco Fummi, Davide Quaglia
DEXAW
2008
IEEE
126views Database» more  DEXAW 2008»
15 years 8 months ago
Incorporating Database Systems into a Secure Software Development Methodology
We have proposed in the past three separate methodologies for secure software development. We have found that they have many common and complementary aspects and we proposed a com...
Eduardo B. Fernández, Jan Jürjens, Nob...
CASES
2005
ACM
15 years 8 months ago
Architectural support for real-time task scheduling in SMT processors
In Simultaneous Multithreaded (SMT) architectures most hardware resources are shared between threads. This provides a good cost/performance trade-off which renders these architec...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...
ISQED
2002
IEEE
106views Hardware» more  ISQED 2002»
15 years 11 months ago
Trading off Reliability and Power-Consumption in Ultra-low Power Systems
Critical systems like pace-makers, defibrillators, wearable computers and other electronic gadgets have to be designed not only for reliability but also for ultra-low power consu...
Atul Maheshwari, Wayne Burleson, Russell Tessier
RTAS
2008
IEEE
16 years 23 days ago
Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions
Embedded systems are often subject to constraints that require determinism to ensure that task deadlines are met. Such systems are referred to as real-time systems. Schedulability...
Sibin Mohan, Frank Mueller