Sciweavers

76665 search results - page 109 / 15333
» A proposed
Sort
View
ICTAI
2005
IEEE
16 years 2 days ago
Toward a Logical Tool for Generating New Arguments in an Argumentation Based Framework
Following the framework proposed by Besnard and Hunter for argumentation, this paper aims to propose a logical tool for the generation of new arguments when two formal agents have...
Geoffroy Aubry, Vincent Risch
ISCAS
2005
IEEE
134views Hardware» more  ISCAS 2005»
16 years 2 days ago
Heap charge pump optimisation by a tapered architecture
- The heap charge pump represents an attractive voltage multiplier scheme in integrated circuits where only low-voltage devices are available. This paper presents a performance opt...
R. Arona, Edoardo Bonizzoni, Franco Maloberti, Gui...
ISCAS
2005
IEEE
127views Hardware» more  ISCAS 2005»
16 years 2 days ago
High performance error concealment algorithm by motion vector refinement for MPEG-4 video
—In this paper, a new error concealment algorithm by recursive motion vector refinement is proposed. The proposed method utilizes the top/bottom motion vectors of lost MB in curr...
Ming-Chieh Chi, Mei-Juan Chen, Jia-Hwa Liu, Ching-...
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
16 years 2 days ago
Back propagation learning of neural networks with chaotically-selected affordable neurons
— Cell assembly is one of explanations of information processing in the brain, in which an information is represented by a firing space pattern of a group of plural neurons. On ...
Yoko Uwate, Yoshifumi Nishio
VLSID
2005
IEEE
124views VLSI» more  VLSID 2005»
16 years 1 days ago
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder
In this paper, we have proposed a design technique for the reversible circuit of Binary Coded Decimal (BCD) adder. The proposed circuit has the ability to add two 4bits binary var...
Hafiz Md. Hasan Babu, Ahsan Raja Chowdhury
« Prev « First page 109 / 15333 Last » Next »