Sciweavers

4400 search results - page 204 / 880
» A proposal for parallel self-adjusting computation
Sort
View
IPPS
2006
IEEE
16 years 19 days ago
Dynamic program phase detection in distributed shared-memory multiprocessors
— We present a novel hardware mechanism for dynamic program phase detection in distributed sharedmemory (DSM) multiprocessors. We show that successful hardware mechanisms for pha...
Engin Ipek, José F. Martínez, Bronis...
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
15 years 12 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn
EUROPAR
1999
Springer
15 years 11 months ago
An Architecture Framework for Introducing Predicated Execution into Embedded Microprocessors
Growing demand for high performance in embedded systems is creating new opportunities for Instruction-Level Parallelism ILP techniques that are traditionally used in high perform...
Daniel A. Connors, Jean-Michel Puiatti, David I. A...
IPPS
1997
IEEE
15 years 10 months ago
Platform-Independent Runtime Optimizations Using OpenThreads
Although platform-independent runtime systems for parallel programming languages are desirable, the need for low-level optimizations usually precludes their existence. This is bec...
Matthew Haines, Koen Langendoen
ICPADS
1994
IEEE
15 years 10 months ago
Delayed Precise Invalidation - A Software Cache Coherence Scheme
: Software cache coherence schemes are very desirable in the design of scalable multiprocessors and massively parallel processors. The authors propose a software cache coherence sc...
T.-S. Hwang, C.-P. Chung