74 search results - page 3 / 15 » A low power approach to system level pipelined interconnect ... |
129
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
Since across-chip interconnect delays can exceed a clock cycle in nanometer technologies, it has become essential in high performance designs to add flip-flops on wires with multi...
130
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Asynchronous circuits are increasingly attractive as low power or high-performance replacements to synchronous designs. A key part of these circuits are asynchronous micropipeline...
144
click to vote
DAC
2001
ACM
16 years 7 months ago
2001
ACM
Due to larger buses (length, width) and deep sub-micron effects where coupling capacitances between bus lines are in the same order of magnitude as base capacitances, power consum...
148
click to vote
DAC
2000
ACM
16 years 7 months ago
2000
ACM
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
159
click to vote
ASPDAC
2004
ACM
15 years 9 months ago
2004
ACM
- Each year tens of billions of Dollars are wasted by the microelectronics industry because of missed deadlines and delayed design projects. These delays are partially due to desig...