2209 search results - page 89 / 442 » A high performance JPEG2000 architecture |
159
click to vote
ICASSP
2008
IEEE
16 years 27 days ago
2008
IEEE
Linear adaptive filters are often used for Acoustic Echo Cancellation (AEC) but sometimes fail to perform well in notebook computers and inexpensive telephony devices. Low-qualit...
138
click to vote
HPCC
2007
Springer
16 years 18 days ago
2007
Springer
This paper presents a new algorithm for computing the singular value decomposition (SVD) on multilevel memory hierarchy architectures. This algorithm is based on one-sided JRS iter...
161
click to vote
GLVLSI
2005
IEEE
16 years 1 days ago
2005
IEEE
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
168
click to vote
IPPS
2000
IEEE
15 years 10 months ago
2000
IEEE
One of the keys for the success of parallel processing is the availability of high-level programming languages for on-the-shelf parallel architectures. Using explicit message passi...
147
click to vote
ICIAP
2009
ACM
16 years 7 months ago
2009
ACM
In this paper we present an overview of the historical evolution of connected component labeling algorithms, and in particular the ones applied on images stored in raster scan orde...