2209 search results - page 219 / 442 » A high performance JPEG2000 architecture |
138
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, ...
187
click to vote
DATE
2010
IEEE
15 years 11 months ago
2010
IEEE
—Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low comput...
181
click to vote
SIGCOMM
2009
ACM
16 years 1 months ago
2009
ACM
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
160
click to vote
ARITH
2009
IEEE
16 years 1 months ago
2009
IEEE
Despite the impressive progress of logic synthesis in the past decade, finding the best architecture for a given circuit still remains an open and largely unsolved problem, espec...
170
click to vote
INFOCOM
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—This paper calls for rethinking packet-switch architectures by cutting all dependencies between the switch fabric and the linecards. Most single-stage packet-switch arch...