Sciweavers

2209 search results - page 166 / 442
» A high performance JPEG2000 architecture
Sort
View
MICRO
2007
IEEE
135views Hardware» more  MICRO 2007»
16 years 26 days ago
Microarchitectural Design Space Exploration Using an Architecture-Centric Approach
The microarchitectural design space of a new processor is too large for an architect to evaluate in its entirety. Even with the use of statistical simulation, evaluation of a sing...
Christophe Dubach, Timothy M. Jones, Michael F. P....
LCTRTS
2004
Springer
15 years 12 months ago
Spinach: a liberty-based simulator for programmable network interface architectures
This paper presents Spinach, a new simulator toolset specifically designed to target programmable network interface architectures. Spinach models both system components that are ...
Paul Willmann, Michael Brogioli, Vijay S. Pai
ISCA
2000
IEEE
105views Hardware» more  ISCA 2000»
15 years 11 months ago
Multiple-banked register file architectures
The register file access time is one of the critical delays in current superscalar processors. Its impact on processor performance is likely to increase in future processor genera...
José-Lorenzo Cruz, Antonio González,...
VLDB
1998
ACM
120views Database» more  VLDB 1998»
15 years 10 months ago
KODA - The Architecture And Interface of a Data Model Independent Kernel
In this paper we describe the architecture and interface of KODA, a production strength database kernel. KODA is unique in the industry in its ability to support two different dat...
Gopalan Arun, Ashok Joshi
FAST
2008
15 years 7 months ago
Enhancing Storage System Availability on Multi-Core Architectures with Recovery-Conscious Scheduling
In this paper we develop a recovery conscious framework for multi-core architectures and a suite of techniques for improving the resiliency and recovery efficiency of highly conc...
Sangeetha Seshadri, Lawrence Chiu, Cornel Constant...