Sciweavers

2209 search results - page 127 / 442
» A high performance JPEG2000 architecture
Sort
View
EH
2004
IEEE
117views Hardware» more  EH 2004»
15 years 10 months ago
Multi-objective Optimization of a Parameterized VLIW Architecture
The use of Application Specific Instruction-set Processors (ASIP) in embedded systems is a solution to the problem of increasing complexity in the functions these systems have to ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
WMPI
2004
ACM
15 years 12 months ago
Scalable cache memory design for large-scale SMT architectures
The cache hierarchy design in existing SMT and superscalar processors is optimized for latency, but not for bandwidth. The size of the L1 data cache did not scale over the past dec...
Muhamed F. Mudawar
IPPS
2002
IEEE
15 years 11 months ago
Architecture of the Entropia Distributed Computing System
Distributed Computing, the exploitation of idle cycles on pervasive desktop PC systems offers the opportunity to increase the available computing power by orders of magnitude (10x...
Andrew A. Chien
FPL
2009
Springer
102views Hardware» more  FPL 2009»
15 years 11 months ago
Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs
Networks-on-Chips (NoCs) are an emerging communication topology paradigm in single chip VLSI design, enhancing parallelism and system scalability. Processing units (PUs) connect t...
Rohit Kumar, Ann Gordon-Ross
PVM
2005
Springer
15 years 12 months ago
Analysis of the Component Architecture Overhead in Open MPI
Abstract. Component architectures provide a useful framework for developing an extensible and maintainable code base upon which largescale software projects can be built. Component...
Brian Barrett, Jeffrey M. Squyres, Andrew Lumsdain...