Sciweavers

5309 search results - page 873 / 1062
» A high performance Erlang system
Sort
View
IEEEPACT
2005
IEEE
16 years 5 days ago
Communication Optimizations for Fine-Grained UPC Applications
Global address space languages like UPC exhibit high performance and portability on a broad class of shared and distributed memory parallel architectures. The most scalable applic...
Wei-Yu Chen, Costin Iancu, Katherine A. Yelick
INFOCOM
2005
IEEE
16 years 5 days ago
Distributed, secure load balancing with skew, heterogeneity and churn
— Numerous proposals exist for load balancing in peer-to-peer (p2p) networks. Some focus on namespace balancing, making the distance between nodes as uniform as possible. This te...
Jonathan Ledlie, Margo I. Seltzer
ISCAS
2005
IEEE
95views Hardware» more  ISCAS 2005»
16 years 5 days ago
Area, power, and pin efficient bus transceiver using multi-bit-differential signaling
—This paper describes a new low-power, area and pin efficient alternative to differential encoding for high performance chip-to-chip and backplane signaling. The technique, calle...
Donald M. Chiarulli, Jason D. Bakos, Joel R. Marti...
GECCO
2005
Springer
106views Optimization» more  GECCO 2005»
16 years 3 days ago
Fitness uniform deletion: a simple way to preserve diversity
A commonly experienced problem with population based optimisation methods is the gradual decline in population diversity that tends to occur over time. This can slow a system’s ...
Shane Legg, Marcus Hutter
ICES
2005
Springer
177views Hardware» more  ICES 2005»
16 years 2 days ago
Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs
Evolvable Hardware arises as a promising solution for automatic digital synthesis of digital and analog circuits. During the last decade, a special interest has been focused on evo...
Andres Upegui, Eduardo Sanchez