1008 search results - page 140 / 202 » A cis-regulatory logic simulator |
159
click to vote
GLVLSI
2003
IEEE
15 years 11 months ago
2003
IEEE
In this paper, we discuss a methodology to design and synthesize analog CMOS components such as RF amplifiers. The inputs of the synthesis tool are the circuit specifications desc...
151
click to vote
ISCAS
2003
IEEE
15 years 11 months ago
2003
IEEE
∑= += N i firiT 1 0 )( ττ (1) This paper presents a time-domain method for estimating the jitter in ring oscillators that is due to power supply noise. The method is used to a...
155
click to vote
ISCAS
2003
IEEE
15 years 11 months ago
2003
IEEE
the interconnection among the IP cores with all description levels This paper presents an automatic interconnection rectification (AIR)technique to correct the misplaced interconne...
153
click to vote
ISQED
2003
IEEE
15 years 11 months ago
2003
IEEE
This paper proposes a new clocking strategy for dynamic circuit. It provides faster performance and smaller area than conventional clocking scheme. The proposed clocking scheme fo...
137
click to vote
CONCUR
2003
Springer
15 years 11 months ago
2003
Springer
traction for HOPLA Mikkel Nygaard1 and Glynn Winskel2 1 BRICS , University of Aarhus 2 Computer Laboratory, University of Cambridge A fully abstract denotational semantics for the ...