1008 search results - page 122 / 202 » A cis-regulatory logic simulator |
188
click to vote
MICRO
2006
IEEE
15 years 6 months ago
2006
IEEE
Shrinking devices to the nanoscale, increasing integration densities, and reducing of voltage levels down to the thermal limit, all conspire to produce faulty systems. Frequent oc...
166
click to vote
ASYNC
2000
IEEE
15 years 10 months ago
2000
IEEE
Fault Abstraction and Collapsing Framework for Asynchronous Circuits Philip P. Shirvani, Subhasish Mitra Center for Reliable Computing Stanford University Stanford, CA Jo C. Eberge...
175
click to vote
QEST
2005
IEEE
15 years 12 months ago
2005
IEEE
iLTL is a probabilistic temporal logic that can specify properties of multiple discrete time Markov chains (DTMCs). In this paper, we describe two related tools: MarkovEstimator a...
146
click to vote
AI
2008
Springer
16 years 19 days ago
2008
Springer
Abstract. In the context of the RoboCup Simulation League, we describe a new representation of a software agent’s visual perception (“scene”), well suited for case-based reas...
148
click to vote
SEFM
2005
IEEE
15 years 12 months ago
2005
IEEE
Experiments with simulators allow psychologists to better understand the causes of human errors and build models of cognitive processes to be used in Human Reliability Assessment ...