358 search results - page 5 / 72 » A Verification Methodology for Model Fields |
182
click to vote
DAC
1996
ACM
15 years 10 months ago
1996
ACM
We present a formal verification methodology that we have used on a computer system design project. The methodology integrates a temporal logic model checker with a conventional pr...
128
click to vote
CAV
2001
Springer
15 years 9 months ago
2001
Springer
Compositional model checking is used to verify a processor microarchitecture containing most of the features of a modern microprocessor, including branch prediction, speculative ex...
169
click to vote
DAC
2008
ACM
16 years 6 months ago
2008
ACM
C++ based verification methodologies are now emerging as the preferred method for SOC design. However most of the verification involving the C++ models are simulation based. The c...
154
click to vote
ICSEA
2008
IEEE
16 years 9 days ago
2008
IEEE
Despite progress in model engineering, modeling large distributed systems is still a long and complex task. This paper outlines a methodology based on UML to make the modeling of ...
146
click to vote
DEXAW
1999
IEEE
15 years 10 months ago
1999
IEEE
The wide variety of abstract system development methodologies available includes the waterfall and V models. These models are often too generic and need careful adaptation to suit ...