Sciweavers

74 search results - page 4 / 15
» A VHDL-based bus model for multi-PCB system design
Sort
View
ICCAD
1998
IEEE
120views Hardware» more  ICCAD 1998»
15 years 10 months ago
Communication synthesis for distributed embedded systems
Designers of distributed embedded systems face many challenges in determining the appropriate tradeoffs to make when defining a system architecture or retargeting an existing desi...
Ross B. Ortega, Gaetano Borriello
ASPDAC
2006
ACM
169views Hardware» more  ASPDAC 2006»
15 years 12 months ago
A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication
– In shared SoC bus systems, arbiters are usually adopted to solve bus contentions with various kinds of arbitration algorithms. We propose an arbitration algorithm, RT_lottery, ...
Chien-Hua Chen, Geeng-Wei Lee, Juinn-Dar Huang, Ji...
CODES
2006
IEEE
16 years 15 hour ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
DAC
2000
ACM
16 years 7 months ago
The design and use of simplepower: a cycle-accurate energy estimation tool
In this paper, we presen t the design and use of a comprehensiv e framework, SimplePower, for evaluating the e ect of high-level algorithmic, architectural, and compilation tradeo...
Wu Ye, Narayanan Vijaykrishnan, Mahmut T. Kandemir...
FMCAD
2006
Springer
15 years 9 months ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar