3955 search results - page 660 / 791 » A Transactional Architecture for Simulation |
177
click to vote
GLVLSI
1998
IEEE
15 years 10 months ago
1998
IEEE
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
194
click to vote
ICPP
1998
IEEE
15 years 10 months ago
1998
IEEE
Exploiting locality at run-time is a complementary approach to a compiler approach for those applications with dynamic memory access patterns. This paper proposes a memory-layout ...
174
click to vote
IPPS
1998
IEEE
15 years 10 months ago
1998
IEEE
In this paper, the effect of switch design on the application performance of cache-coherent non-uniform memory access (CC-NUMA) multiprocessors is studied in detail. Wormhole rout...
160
click to vote
ISCA
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper examines the performance of desktop applications running on the Microsoft Windows NT operating system on Intel x86 processors, and contrasts these applications to the p...
197
click to vote
IFIP
1998
Springer
15 years 10 months ago
1998
Springer
This paper presents a hybrid approach to automatic parallelization of computer programs which combines static extraction of threads (tasks) with dynamic scheduling for parallel an...