3955 search results - page 634 / 791 » A Transactional Architecture for Simulation |
147
click to vote
MICRO
2006
IEEE
16 years 16 days ago
2006
IEEE
With the trend towards increasing number of processor cores in future chip architectures, scalable directory-based protocols for maintaining cache coherence will be needed. Howeve...
184
click to vote
PERCOM
2006
ACM
16 years 16 days ago
2006
ACM
One way to improve the throughput of a wireless ad hoc network at the media access (MAC) layer is to allow concurrent transmission among neighboring nodes as much as possible. In ...
153
click to vote
QEST
2006
IEEE
16 years 16 days ago
2006
IEEE
We analyze the effect of a few fiber delay loops on the number of deflections in an all optical packet switch. The switch is based on the ROMEO architecture developed by Alcatel...
157
click to vote
SBACPAD
2006
IEEE
16 years 16 days ago
2006
IEEE
Performance evaluation of contemporary processors is becoming increasingly difficult due to the lack of proper frameworks. Traditionally, cycle-accurate simulators have been exte...
188
click to vote
SKG
2006
IEEE
16 years 16 days ago
2006
IEEE
The simplicity and robustness of unstructured P2P system make it a preferable architecture for constructing real large scale file sharing system. Most of the existing paradigms re...