Sciweavers

3955 search results - page 551 / 791
» A Transactional Architecture for Simulation
Sort
View
PACS
2000
Springer
110views Hardware» more  PACS 2000»
15 years 10 months ago
Compiler-Directed Dynamic Frequency and Voltage Scheduling
Dynamic voltage and frequency scaling has been identified as one of the most effective ways to reduce power dissipation. This paper discusses a compilation strategy that identifies...
Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao
ICPP
1995
IEEE
15 years 10 months ago
The Quest for a Zero Overhead Shared Memory Parallel Machine
– In this paper we present a new approach to benchmark the performance of shared memory systems. This approach focuses on recognizing how far off the performance of a given memor...
Gautam Shah, Aman Singla, Umakishore Ramachandran
ASPLOS
1991
ACM
15 years 10 months ago
LimitLESS Directories: A Scalable Cache Coherence Scheme
Caches enhance the performance of multiprocessors by reducing network trac and average memory access latency. However, cache-based systems must address the problem of cache coher...
David Chaiken, John Kubiatowicz, Anant Agarwal
ARCS
2008
Springer
15 years 8 months ago
Hybrid Parallel Sort on the Cell Processor
: Sorting large data sets has always been an important application, and hence has been one of the benchmark applications on new parallel architectures. We present a parallel sortin...
Jörg Keller, Christoph W. Kessler, Kalle K&ou...
ATAL
2008
Springer
15 years 8 months ago
If I were you: double appraisal in affective agents
We report the implementation and evaluation of a Simulation Theory (ST) approach to the Theory of Mind in intelligent graphical agents driven by an affective agent architecture FA...
Ruth Aylett, Sandy Louchart