Sciweavers

3955 search results - page 549 / 791
» A Transactional Architecture for Simulation
Sort
View
ICNP
1996
IEEE
15 years 10 months ago
A cooperative congestion management scheme for switched high-speed networks
In a wide-area network with high-speed links, congestion may lead to poor utilization and the degradation of the service provided to the users. This paper presents a Cooperative C...
Andrea F. Lobo, Adarshpal S. Sethi
ISCA
1993
IEEE
153views Hardware» more  ISCA 1993»
15 years 10 months ago
An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing
Parallel programs that use critical sections and are executed on a shared-memory multiprocessor with a writeinvalidate protocol result in invalidation actions that could be elimin...
Per Stenström, Mats Brorsson, Lars Sandberg
SIGMETRICS
1990
ACM
129views Hardware» more  SIGMETRICS 1990»
15 years 10 months ago
An Analytical Model of Multistage Interconnection Networks
Multiprocessors require an interconnection network to connect processors with memory modules. The performance of the interconnection network can have a large effect upon overall s...
Darryl L. Willick, Derek L. Eager
ARCS
2007
Springer
15 years 10 months ago
Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution
Abstract. Evolutionary hardware design reveals the potential to provide autonomous systems with self-adaptation properties. We first outline an architectural concept for an intrins...
Paul Kaufmann, Marco Platzner
CCGRID
2007
IEEE
15 years 10 months ago
Mobility-Aware Efficient Job Scheduling in Mobile Grids
In this paper, we present a node mobility prediction framework based on a generic mobile grid architecture. We show how this framework can be used to formulate a cost effective job...
Preetam Ghosh, Nirmalya Roy, Sajal K. Das