Sciweavers

3955 search results - page 495 / 791
» A Transactional Architecture for Simulation
Sort
View
SBCCI
2005
ACM
123views VLSI» more  SBCCI 2005»
16 years 9 days ago
Fault tolerance overhead in network-on-chip flow control schemes
Flow control mechanisms in Network-on-Chip (NoC) architectures are critical for fast packet propagation across the network and for low idling of network resources. Buffer manageme...
Antonio Pullini, Federico Angiolini, Davide Bertoz...
SC
2005
ACM
16 years 9 days ago
Cross-Platform Performance Prediction of Parallel Applications Using Partial Execution
Performance prediction across platforms is increasingly important as developers can choose from a wide range of execution platforms. The main challenge remains to perform accurate...
Leo T. Yang, Xiaosong Ma, Frank Mueller
EMSOFT
2005
Springer
16 years 8 days ago
Pinapa: an extraction tool for SystemC descriptions of systems-on-a-chip
SystemC is becoming a de-facto standard for the description of complex systems-on-a-chip. It enables system-level descriptions of SoCs: the same language is used for the descripti...
Matthieu Moy, Florence Maraninchi, Laurent Maillet...
EUC
2005
Springer
16 years 8 days ago
Evaluation of Space Allocation Circuits
This paper describes the design and evaluation of the PCA (Plastic Cell Architecture) cell, which implements a novel space allocation method. PCA is a dynamically reconfigurable a...
Shinya Kyusaka, Hayato Higuchi, Taichi Nagamoto, Y...
GCC
2005
Springer
16 years 8 days ago
Coordinated Placement and Replacement for Grid-Based Hierarchical Web Caches
Web caching has been well accepted as a viable method for saving network bandwidth and reducing user access latency. To provide cache sharing on a large scale, hierarchical web cac...
Wenzhong Li, Kun Wu, Xu Ping, Ye Tao, Sanglu Lu, D...