Sciweavers

3955 search results - page 482 / 791
» A Transactional Architecture for Simulation
Sort
View
ISCC
2009
IEEE
163views Communications» more  ISCC 2009»
16 years 1 months ago
Distributed parallel scheduling algorithms for high-speed virtual output queuing switches
Abstract—This paper presents a novel scalable switching architecture for input queued switches with its proper arbitration algorithms. In contrast to traditional switching archit...
Lotfi Mhamdi, Mounir Hamdi
ISCA
2009
IEEE
146views Hardware» more  ISCA 2009»
16 years 1 months ago
Multi-execution: multicore caching for data-similar executions
While microprocessor designers turn to multicore architectures to sustain performance expectations, the dramatic increase in parallelism of such architectures will put substantial...
Susmit Biswas, Diana Franklin, Alan Savage, Ryan D...
CODES
2007
IEEE
16 years 1 months ago
Thread warping: a framework for dynamic synthesis of thread accelerators
We present a dynamic optimization technique, thread warping, that uses a single processor on a multiprocessor system to dynamically synthesize threads into custom accelerator circ...
Greg Stitt, Frank Vahid
ICC
2007
IEEE
198views Communications» more  ICC 2007»
16 years 1 months ago
On Control Plane for Service Provisioning in Light-trail WDM Optical Ring Networks
: A light-trail is a generalized lightpath that enables multiple nodes to statistically share an optical communication path (wavelength bus). A light-trail is different from a ligh...
Ashwin Gumaste, Janak Chandarana, Paresh Bafna, Na...
MICRO
2007
IEEE
167views Hardware» more  MICRO 2007»
16 years 1 months ago
Informed Microarchitecture Design Space Exploration Using Workload Dynamics
Program runtime characteristics exhibit significant variation. As microprocessor architectures become more complex, their efficiency depends on the capability of adapting with wor...
Chang-Burm Cho, Wangyuan Zhang, Tao Li