Sciweavers

3955 search results - page 362 / 791
» A Transactional Architecture for Simulation
Sort
View
DATE
2003
IEEE
130views Hardware» more  DATE 2003»
16 years 4 days ago
Noise Macromodel for Radio Frequency Integrated Circuits
† Noise performance is a critical analog and RF circuit design constraint, and can impact the selection of the IC system-level architecture. It is therefore imperative that some ...
Yang Xu, Xin Li, Peng Li, Lawrence T. Pileggi
VL
2003
IEEE
121views Visual Languages» more  VL 2003»
16 years 3 days ago
Visual methods for web application design
The paper outlines a tool-supported approach to the design of Web applications. Behavioural models are augmented with web-based simulations of user interfaces to permit validation...
Robert Chatley, Jeff Kramer, Jeff Magee, Sebasti&a...
ASAP
2000
IEEE
125views Hardware» more  ASAP 2000»
15 years 11 months ago
High Level Modeling for Parallel Executions of Nested Loop Algorithms
High level modeling and (quantitative) performance analysis of signal processing systems requires high level models for the applications(algorithms) and the implementations (archi...
Ed F. Deprettere, Edwin Rijpkema, Paul Lieverse, B...
DAC
1998
ACM
15 years 11 months ago
A Geographically Distributed Framework for Embedded System Design and Validation
The di culty of embedded system co-design is increasing rapidly due to the increasing complexity of individual parts, the variety of parts available and pressure to use multiple p...
Ken Hines, Gaetano Borriello
DAC
1996
ACM
15 years 11 months ago
iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips
In this paper, we present the rst chip-level electrothermal simulator, iCET. For a given chip layout, packaging material, user-speci ed input signal patterns, and thermal boundar...
Yi-Kan Cheng, Chin-Chi Teng, Abhijit Dharchoudhury...