Sciweavers

3955 search results - page 355 / 791
» A Transactional Architecture for Simulation
Sort
View
DAC
2007
ACM
16 years 7 months ago
Shared Resource Access Attributes for High-Level Contention Models
Emerging single-chip heterogeneous multiprocessors feature hundreds of design elements contending for shared resources, making it difficult to isolate performance impacts of indiv...
Alex Bobrek, JoAnn M. Paul, Donald E. Thomas
ACMICEC
2004
ACM
162views ECommerce» more  ACMICEC 2004»
16 years 8 days ago
Balanced matching of buyers and sellers in e-marketplaces: the barter trade exchange model
In this paper, we describe the operation of barter trade exchanges by identifying key techniques used by trade brokers to stimulate trade and satisfy member needs, and present alg...
Peter Haddawy, Namthip Rujikeadkumjorn, Khaimook D...
MICRO
2008
IEEE
137views Hardware» more  MICRO 2008»
15 years 6 months ago
Verification of chip multiprocessor memory systems using a relaxed scoreboard
Verification of chip multiprocessor memory systems remains challenging. While formal methods have been used to validate protocols, simulation is still the dominant method used to ...
Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin...
DIGRA
2003
Springer
16 years 2 days ago
The Construction of Ludic Space
Most modern graphics-based computer games entertain the player in part by presenting him or her with a simulated space, an imaginary two- or threedimensional region whose visual a...
Ernest Adams
CONEXT
2007
ACM
15 years 10 months ago
On the cost of caching locator/ID mappings
Very recent activities in the IETF and in the Routing Research Group (RRG) of the IRTG focus on defining a new Internet architecture, in order to solve scalability issues related ...
Luigi Iannone, Olivier Bonaventure