Sciweavers

3955 search results - page 330 / 791
» A Transactional Architecture for Simulation
Sort
View
ICAC
2006
IEEE
16 years 25 days ago
Utility-aware Resource Allocation in an Event Processing System
— Event processing systems link event producers and consumers in a flexible manner, by supporting multiple communication patterns and powerful message transformations. Such syst...
Sumeer Bhola, Mark Astley, Robert Saccone, Michael...
IEEESCC
2006
IEEE
16 years 24 days ago
Secure and Provable Service Support for Human-Intensive Real-Estate Processes
This paper introduces SOAR, a service-oriented architecture for the real-estate industry that embeds trust and security, allows for formal correctness proofs of service interactio...
Emerson Ribeiro de Mello, Savas Parastatidis, Phil...
ISCA
2006
IEEE
142views Hardware» more  ISCA 2006»
16 years 24 days ago
Bulk Disambiguation of Speculative Threads in Multiprocessors
Transactional Memory (TM), Thread-Level Speculation (TLS), and Checkpointed multiprocessors are three popular architectural techniques based on the execution of multiple, cooperat...
Luis Ceze, James Tuck, Josep Torrellas, Calin Casc...
ICMB
2005
IEEE
101views Business» more  ICMB 2005»
16 years 11 days ago
Mobile Ticketing System Employing TrustZone Technology
Security in mobile commerce is becoming more important due to increasing demand from users wishing to perform online transactions over mobile devices. Security is one of the criti...
Wan Huzaini Wan Hussin, Paul Coulton, Reuben Edwar...
IEEEPACT
2005
IEEE
16 years 11 days ago
Maximizing CMP Throughput with Mediocre Cores
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
John D. Davis, James Laudon, Kunle Olukotun