Sciweavers

3955 search results - page 314 / 791
» A Transactional Architecture for Simulation
Sort
View
155
Voted
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
16 years 24 days ago
Networks on chips for high-end consumer-electronics TV system architectures
Consumer electronics products, such as high-end (digital) TVs, contain complex systems on chip (SOC) that offer high computational performance at low cost. Traditionally, these SO...
Frits Steenhof, Harry Duque, Björn Nilsson, K...
IPPS
2006
IEEE
16 years 23 days ago
A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
Yingping Zhang, Taikyeong Jeong, Fei Chen, Haiping...
WOSP
2005
ACM
16 years 9 days ago
Performance evaluation of UML software architectures with multiclass Queueing Network models
Software performance based on performance models can be applied at early phases of the software development cycle to characterize the quantitative behavior of software systems. We...
Simonetta Balsamo, Moreno Marzolla
SAC
2004
ACM
16 years 5 days ago
An architecture for information retrieval over semi-collaborating Peer-to-Peer networks
Peer-to-Peer (P2P) networking is aimed at exploiting the potential of widely distributed information pools and its effortless access and retrieval irrespectively of underlying net...
Iraklis A. Klampanos, Joemon M. Jose
193
Voted
MIDDLEWARE
2004
Springer
16 years 3 days ago
Architecture for resource allocation services supporting interactive remote desktop sessions in utility grids
Emerging large scale utility computing systems like Grids promise computing and storage to be provided to end users as a utility. System management services deployed in the middle...
Vanish Talwar, Bikash Agarwalla, Sujoy Basu, Raj K...