Sciweavers

3955 search results - page 309 / 791
» A Transactional Architecture for Simulation
Sort
View
DAC
2006
ACM
16 years 7 months ago
A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates
Substantial increase in leakage current and threshold voltage fluctuations are making design of robust wide fan-in dynamic gates a challenging task. Traditionally, a PMOS keeper t...
Hamed F. Dadgour, Rajiv V. Joshi, Kaustav Banerjee
HPCA
2005
IEEE
16 years 7 months ago
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture
This paper studies the impact of L2 cache sharing on threads that simultaneously share the cache, on a Chip Multi-Processor (CMP) architecture. Cache sharing impacts threads non-u...
Dhruba Chandra, Fei Guo, Seongbeom Kim, Yan Solihi...
ICCAD
2005
IEEE
132views Hardware» more  ICCAD 2005»
16 years 3 months ago
Serial-link bus: a low-power on-chip bus architecture
As technology scales, the shrinking wire width increases the interconnect resistivity, while the decreasing interconnect spacing significantly increases the coupling capacitance. ...
Maged Ghoneima, Yehea I. Ismail, Muhammad M. Khell...
EIT
2008
IEEE
16 years 1 months ago
Architectural support for securing application data in embedded systems
—The rapid growth and pervasive use of embedded systems makes it easier for an adversary to gain physical access to these devices to launch attacks and reverse engineer of the sy...
Olga Gelbart, Eugen Leontie, Bhagirath Narahari, R...
ICON
2007
IEEE
16 years 1 months ago
TEAM: Trust Enhanced Security Architecture for Mobile Ad-hoc Networks
— Security is paramount in Mobile Ad-hoc Networks (MANET) as they are not conducive to centralized trusted authorities. Several solutions have been proposed MANET in the areas of...
Venkatesan Balakrishnan, Vijay Varadharajan, Udaya...