Sciweavers

3955 search results - page 285 / 791
» A Transactional Architecture for Simulation
Sort
View
HPCC
2009
Springer
15 years 11 months ago
A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures
—The potential for destructive interference between running processes is increased as Chip Multiprocessors (CMPs) share more on-chip resources. We believe that understanding the ...
Magnus Jahre, Marius Grannæs, Lasse Natvig
ISCA
2000
IEEE
134views Hardware» more  ISCA 2000»
15 years 11 months ago
Architectural support for scalable speculative parallelization in shared-memory multiprocessors
Speculative parallelization aggressively executes in parallel codes that cannot be fully parallelized by the compiler. Past proposals of hardware schemes have mostly focused on si...
Marcelo H. Cintra, José F. Martínez,...
ISORC
2000
IEEE
15 years 11 months ago
An Open QoS Architecture for CORBA Applications
Distributed application programmers rely on middleware such as CORBA in order to handle the complexity that arises from the distributed and heterogeneous nature of the underlying ...
Frank Siqueira, Vinny Cahill
SIGCOMM
2000
ACM
15 years 11 months ago
Endpoint admission control: Architectural issues and performance
The traditional approach to implementing admission control, as exemplified by the Integrated Services proposal in the IETF, uses a signalling protocol to establish reservations a...
Lee Breslau, Edward W. Knightly, Scott Shenker, Io...
ICRA
1999
IEEE
119views Robotics» more  ICRA 1999»
15 years 11 months ago
Programming in the Architecture for Agile Assembly
The goal of the Architecture for Agile Assembly AAA is to enable rapid deployment and recon guration of automated assembly systems through the use of cooperating, modular, robust,...
Jay Gowdy, Alfred A. Rizzi