Sciweavers

3955 search results - page 264 / 791
» A Transactional Architecture for Simulation
Sort
View
DATE
1998
IEEE
116views Hardware» more  DATE 1998»
15 years 11 months ago
VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform
This paper presents a VLSI Architecture to implement the forward and inverse 2-D Discrete Wavelet Transform (FDWT/IDWT), to compress medical images for storage and retrieval. Loss...
Isidoro Urriza, José I. Artigas, José...
CSSE
2008
IEEE
16 years 1 months ago
Design and Implementation of the Virtual Machine Constructing on Register
: The technology of virtual machines is widely applied in many fields, such as code transplanting, cross-platform computing, and hardware simulation. The main purpose is to simulat...
Weibo Xie, Fu Ting
DATE
2003
IEEE
151views Hardware» more  DATE 2003»
15 years 12 months ago
Analysis and White-Box Modeling of Weakly Nonlinear Time-Varying Circuits
The architectural study of wireless communication systems typically requires simulations with high-level models for different analog and RF blocks. Among these blocks, frequency-t...
Petr Dobrovolný, Gerd Vandersteen, Piet Wam...
DSRT
2002
IEEE
15 years 11 months ago
Bridging the HLA: Problems and Solutions
The High-Level Architecture (HLA) provides a common architecture for distributed modeling and simulation. In its original form, the HLA allows a number of simulations to be joined...
Jürgen Dingel, David Garlan, Craig Damon
DAC
2003
ACM
16 years 7 months ago
Instruction encoding synthesis for architecture exploration using hierarchical processor models
This paper presents a novel instruction encoding generation technique for use in architecture exploration for application specific processors. The underlying exploration methodolo...
Achim Nohl, Volker Greive, Gunnar Braun, Andreas H...