1727 search results - page 189 / 346 » A Technique for Large Automated Mechanism Design Problems |
140
click to vote
HPDC
1997
IEEE
15 years 10 months ago
1997
IEEE
Layering of protocols o ers several well-known advantages, but typically leads to performance ine ciencies. We present a model for layering, and point out where the performance pr...
163
click to vote
IWPC
1997
IEEE
15 years 10 months ago
1997
IEEE
Program understanding relates a computer program to the goals and requirements it is designed to accomplish. Understanding techniques that rely only on source code analysis are li...
166
click to vote
ICCAD
1997
IEEE
15 years 10 months ago
1997
IEEE
† This paper describes a novel methodology to automate the design of the interconnect distribution for multistage clock circuits. We introduce two key ideas. First, a hierarchica...
205
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
Embedded systems with heterogeneous processors extend the energy/timing trade-off flexibility and provide the opportunity to fine tune resource utilization for particular applicat...
206
click to vote
ICCAD
2002
IEEE
16 years 3 months ago
2002
IEEE
Optimized solvers for the Boolean Satisfiability (SAT) problem have many applications in areas such as hardware and software verification, FPGA routing, planning, etc. Further use...