Sciweavers

3871 search results - page 675 / 775
» A System Architecture for Distributed Control Loop Applicati...
Sort
View
HPCA
2001
IEEE
16 years 6 months ago
Reducing DRAM Latencies with an Integrated Memory Hierarchy Design
In this papel; we address the severe performance gap caused by high processor clock rates and slow DRAM accesses. We show that even with an aggressive, next-generation memory syst...
Wei-Fen Lin, Steven K. Reinhardt, Doug Burger
CONEXT
2007
ACM
15 years 10 months ago
Practical service provisioning for wireless meshes
Community wireless mesh networks (WMNs) are increasingly being deployed for providing cheap, low maintenance Internet access. For the successful adoption of WMNs as a last-mile te...
Saumitra M. Das, Dimitrios Koutsonikolas, Y. Charl...
CLUSTER
2009
IEEE
16 years 1 months ago
MDCSim: A multi-tier data center simulation, platform
Abstract—Performance and power issues are becoming increasingly important in the design of large cluster based multitier data centers for supporting a multitude of services. Desi...
Seung-Hwan Lim, Bikash Sharma, Gunwoo Nam, Eun-Kyo...
ISEC
2001
Springer
126views ECommerce» more  ISEC 2001»
15 years 10 months ago
Building Trust for E-Commerce: Collaborating Label Bureaus
A major problem facing the full deployment of business-to-consumer (B2C) e-commerce is the development of trust on the side of the consumer. People develop trust in a business thr...
Michael A. Shepherd, Anil Dhonde, Carolyn R. Watte...
DAC
2010
ACM
15 years 6 months ago
A correlation-based design space exploration methodology for multi-processor systems-on-chip
Given the increasing complexity of multi-processor systems-onchip, a wide range of parameters must be tuned to find the best trade-offs in terms of the selected system figures of ...
Giovanni Mariani, Aleksandar Brankovic, Gianluca P...