3192 search results - page 465 / 639 » A Requirements-Driven Development Methodology |
181
click to vote
ICCD
2008
IEEE
16 years 3 months ago
2008
IEEE
—One of the major design verification challenges in the development of Anton, a massively parallel special-purpose machine for molecular dynamics, was to provide evidence that co...
143
click to vote
ICCAD
2007
IEEE
16 years 3 months ago
2007
IEEE
Late CMOS scaling reduces device reliability, and existing work has studied the permanent SER (soft error rate) for configuration memory in FPGA extensively. In this paper, we sh...
142
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
– Identifying worst-case voltage drop conditions in every module supplied by the power grid is a crucial problem in modern IC design. In this paper we develop a novel methodology...
184
click to vote
ICCAD
2003
IEEE
16 years 3 months ago
2003
IEEE
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous design, this requires the consideration o...
164
click to vote
DCC
2010
IEEE
16 years 1 months ago
2010
IEEE
We introduce Xampling, a design methodology for analog compressed sensing in which we sample analog bandlimited signals at rates far lower than Nyquist, without loss of informatio...