Sciweavers

5775 search results - page 973 / 1155
» A Rationale-based Analysis Tool
Sort
View
DAC
1996
ACM
15 years 10 months ago
Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures
The advent of parallel executing Address Calculation Units (ACUs) in Digital Signal Processor (DSP) and Application Specific InstructionSet Processor (ASIP) architectures has made...
Clifford Liem, Pierre G. Paulin, Ahmed Amine Jerra...
RE
1997
Springer
15 years 10 months ago
SOFL: A Formal Engineering Methodology for Industrial Applications
—Formal methods have yet to achieve wide industrial acceptance for several reasons. They are not well integrated into hed industrial software processes, their application require...
Shaoying Liu
ICCAD
1993
IEEE
139views Hardware» more  ICCAD 1993»
15 years 10 months ago
Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors
— One major problem in pipeline synthesis is the detection and resolution of pipeline hazards. In this paper we present a new solution to the problem in the domain of pipelined a...
Ing-Jer Huang, Alvin M. Despain
VISUALIZATION
1993
IEEE
15 years 10 months ago
Rapid Exploration of Curvilinear Grids Using Direct Volume Rendering
Fast techniques for direct volume rendering over curvilinear grids of hexahedral cells are developed. This type of 3D grid is common in computational uid dynamics and nite element...
Allen Van Gelder, Jane Wilhelms
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
15 years 10 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith