1257 search results - page 173 / 252 » A Novel Sequencer Hardware for Application Specific Computin... |
165
click to vote
ICCAD
2005
IEEE
15 years 12 months ago
2005
IEEE
— Balanced truncation (BT) model order reduction (MOR) is known for its superior accuracy and computable error bounds. Balanced stochastic truncation (BST) is a particular BT pro...
156
click to vote
SIGGRAPH
2000
ACM
15 years 10 months ago
2000
ACM
Pomegranate is a parallel hardware architecture for polygon rendering that provides scalable input bandwidth, triangle rate, pixel rate, texture memory and display bandwidth while...
173
click to vote
FPL
2007
Springer
15 years 10 months ago
2007
Springer
Recently, there is a surge of interests in using FPGAs for computer architecture research including applications from emulating and analyzing a new platform to accelerating microa...
158
click to vote
ATC
2008
Springer
15 years 8 months ago
2008
Springer
In this paper, we introduce new concepts and methods for checking the correctness of control flow instructions during the execution of programs in embedded CPUs. Detecting and avoi...
150
click to vote
AICCSA
2005
IEEE
15 years 8 months ago
2005
IEEE
Plus BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT View TOC Enhanced visual evaluation of feature extractors for image mining Rodrigues, J.F., Jr. Traina, A.J.M. Traina, C., Jr. Comput. ...