Sciweavers

2794 search results - page 206 / 559
» A New Architecture for Automated Modelling
Sort
View
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
16 years 4 days ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
ECAI
2004
Springer
16 years 7 days ago
A Formal Tutoring Process Model for Intelligent Tutoring Systems
The combination Computer Based Training systems with Artificial Intelligence and Cognitive Science has led to the development of Intelligent Tutoring Systems nearly 30 years ago. ...
Alke Martens, Adelinde Uhrmacher
EUROPAR
2009
Springer
16 years 1 months ago
An Extension of the StarSs Programming Model for Platforms with Multiple GPUs
While general-purpose homogeneous multi-core architectures are becoming ubiquitous, there are clear indications that, for a number of important applications, a better performance/p...
Eduard Ayguadé, Rosa M. Badia, Francisco D....
DAC
2007
ACM
16 years 7 months ago
Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency
This paper presents a generalized formulation of the periodic steady-state analysis for oscillators. The new formulation finds the value of a circuit parameter that results in a d...
Igor Vytyaz, David C. Lee, Suihua Lu, Amit Mehrotr...
DAC
2001
ACM
16 years 7 months ago
Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects
This work presents a new and computationally efficient performance optimization technique for distributed RLC interconnects based on a rigorous delay computation scheme. The new o...
Kaustav Banerjee, Amit Mehrotra