497 search results - page 19 / 100 » A Network on Chip Architecture and Design Methodology |
156
click to vote
GLVLSI
2005
IEEE
15 years 11 months ago
2005
IEEE
Embedded software is a preferred choice for implementing system functionality in modern System-on-Chip (SoC) designs, due to the high flexibility, and lower engineering costs pro...
149
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several trans...
185
click to vote
VLSID
2010
IEEE
15 years 10 months ago
2010
IEEE
Network-on-Chip combined with Globally Asynchronous Locally Synchronous paradigm is a promising architecture for easy IP integration and utilization with multiple voltage levels. ...
150
click to vote
DATE
2006
IEEE
16 years 2 days ago
2006
IEEE
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
156
click to vote
DSD
2003
IEEE
15 years 11 months ago
2003
IEEE
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...