3629 search results - page 278 / 726 » A More Efficient Use of Delta-CRLs |
160
click to vote
ICCD
2004
IEEE
16 years 3 months ago
2004
IEEE
In this paper we describe how Network-on-Chip (NoC) will be the next major challenge to implementing complex and function-rich applications in advanced manufacturing processes at ...
148
click to vote
ICCAD
2004
IEEE
16 years 3 months ago
2004
IEEE
As the technology progresses, interconnect delays have become bottlenecks of chip performance. Three dimensional (3D) integrated circuits are proposed as one way to address this p...
172
click to vote
CVPR
2009
IEEE
16 years 1 months ago
2009
IEEE
Given an image region of pixels, second order statistics can be used to construct a descriptor for object representation. One example is the covariance matrix descriptor, which sh...
152
click to vote
DAC
2009
ACM
16 years 1 months ago
2009
ACM
In this paper we present a continuous surface model to describe the interconnect geometric variation, which improves the currently used model for better accuracy while not increas...
180
click to vote
ISDA
2009
IEEE
16 years 1 months ago
2009
IEEE
Recent studies [13, 18] have shown that clearing schemes are efficient multi-modal optimization methods. They efficiently reduce genetic drift which is the direct reason for prema...