Sciweavers

3394 search results - page 412 / 679
» A Modal Model of Memory
Sort
View
HICSS
2009
IEEE
106views Biometrics» more  HICSS 2009»
16 years 1 months ago
A Radical Approach to Network-on-Chip Operating Systems
Operating systems were created to provide multiple tasks with access to scarce hardware resources like CPU, memory, or storage. Modern programmable hardware, however, may contain ...
Michael Engel, Olaf Spinczyk
SAC
2009
ACM
16 years 1 months ago
Celling SHIM: compiling deterministic concurrency to a heterogeneous multicore
Parallel architectures are the way of the future, but are notoriously difficult to program. In addition to the low-level constructs they often present (e.g., locks, DMA, and non-...
Nalini Vasudevan, Stephen A. Edwards
SP
2009
IEEE
155views Security Privacy» more  SP 2009»
16 years 1 months ago
A Logic of Secure Systems and its Application to Trusted Computing
We present a logic for reasoning about properties of secure systems. The logic is built around a concurrent programming language with constructs for modeling machines with shared ...
Anupam Datta, Jason Franklin, Deepak Garg, Dilsun ...
ICPR
2008
IEEE
16 years 1 months ago
A performance controllable octree construction method
The conventional octree construction method is implemented iteratively at consecutive subdivision levels. The resultant octree models at different subdivision levels contain quite...
Zen Chen, Hong-Long Chou, Wen-Chao Chen
MEMOCODE
2008
IEEE
16 years 1 months ago
Estimating the Performance of Cache Replacement Policies
—Caches are commonly employed to hide the latency gap between memory and the CPU by exploiting locality in memory accesses. The cache performance strongly influences a system’...
Daniel Grund, Jan Reineke