Sciweavers

3394 search results - page 344 / 679
» A Modal Model of Memory
Sort
View
CF
2006
ACM
15 years 10 months ago
Landing openMP on cyclops-64: an efficient mapping of openMP to a many-core system-on-a-chip
This paper presents our experience mapping OpenMP parallel programming model to the IBM Cyclops-64 (C64) architecture. The C64 employs a many-core-on-a-chip design that integrates...
Juan del Cuvillo, Weirong Zhu, Guang R. Gao
CGO
2006
IEEE
15 years 10 months ago
Space-Efficient 64-bit Java Objects through Selective Typed Virtual Addressing
Memory performance is an important design issue for contemporary systems given the ever increasing memory gap. This paper proposes a space-efficient Java object model for reducing...
Kris Venstermans, Lieven Eeckhout, Koen De Bossche...
ACMDIS
2008
ACM
15 years 8 months ago
The past is a different place: they do things differently there
This paper reports the trial of a wearable data capture device, SenseCam, as a resource for digital narratives and uses data from the trial to reflect on the models of the ,,mind ...
Richard H. R. Harper, David W. Randall, Nicola Smy...
CASES
2010
ACM
15 years 4 months ago
Improved procedure placement for set associative caches
The performance of most embedded systems is critically dependent on the memory hierarchy performance. In particular, higher cache hit rate can provide significant performance boos...
Yun Liang, Tulika Mitra
CORR
2009
Springer
242views Education» more  CORR 2009»
15 years 4 months ago
Adaptive Scheduling of Data Paths using Uppaal Tiga
Abstract. We apply Uppaal Tiga to automatically compute adaptive scheduling strategies for an industrial case study dealing with a state-of-the-art image processing pipeline of a p...
Israa AlAttili, Fred Houben, Georgeta Igna, Steffe...