Sciweavers

1410 search results - page 197 / 282
» A Logic for Virtual Memory
Sort
View
EDOC
2006
IEEE
16 years 6 days ago
Scheduling Real-Time Components Using Jitter-Constrained Streams
Abstract— Component-based applications require good middleware support. In particular, business logic should be separated from management code for guaranteeing nonfunctional prop...
Claude-Joachim Hamann, Steffen Zschaler
GLVLSI
2006
IEEE
95views VLSI» more  GLVLSI 2006»
16 years 5 days ago
Test generation using SAT-based bounded model checking for validation of pipelined processors
Functional verification is one of the major bottlenecks in microprocessor design. Simulation-based techniques are the most widely used form of processor verification. Efficient ...
Heon-Mo Koo, Prabhat Mishra
PASTE
2004
ACM
15 years 11 months ago
Validation of assembler programs for DSPs: a static analyzer
Digital Signal Processors are widely used in critical embedded systems to pilot low-level, often critical functionalities. We describe a static analyzer based on abstract interpre...
Matthieu Martel
APN
2004
Springer
15 years 11 months ago
Reachability Set Generation for Petri Nets: Can Brute Force Be Smart?
Generating the reachability set is one of the most commonly required step when analyzing the logical or stochastic behavior of a system modeled with Petri nets. Traditional “expl...
Gianfranco Ciardo
PVM
2004
Springer
15 years 11 months ago
Numerical Simulations on PC Graphics Hardware
On recent PC graphics cards, fully programmable parallel geometry and pixel units are available providing powerful instruction sets to perform arithmetic and logical operations. In...
Jens Krüger, Thomas Schiwietz, Peter Kipfer, ...