Sciweavers

1410 search results - page 179 / 282
» A Logic for Virtual Memory
Sort
View
SIGMOD
1999
ACM
114views Database» more  SIGMOD 1999»
15 years 10 months ago
A Layered Architecture for Querying Dynamic Web Content
The design of webbases, database systems for supporting Webbased applications, is currently an active area of research. In this paper, we propose a 3-layer architecture for design...
Hasan Davulcu, Juliana Freire, Michael Kifer, I. V...
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
15 years 11 months ago
Rescue: A Microarchitecture for Testability and Defect Tolerance
Scaling feature size improves processor performance but increases each device’s susceptibility to defects (i.e., hard errors). As a result, fabrication technology must improve s...
Ethan Schuchman, T. N. Vijaykumar
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
15 years 10 months ago
Circuits for wide-window superscalar processors
Our program benchmarks and simulations of novel circuits indicate that large-window processors are feasible. Using our redesigned superscalar components, a large-window processor ...
Dana S. Henry, Bradley C. Kuszmaul, Gabriel H. Loh...
MPC
2010
Springer
246views Mathematics» more  MPC 2010»
15 years 8 months ago
Abstraction of Object Graphs in Program Verification
ion of Object Graphs in Program Verification Yifeng Chen1 and J.W. Sanders2 1 HCST Key Lab at School of EECS, Peking University, China. 2 UNU-IIST, Macao. A set-theoretic formalism...
Yifeng Chen, Jeff W. Sanders
CHI
2004
ACM
16 years 6 months ago
Single-handed interaction techniques for multiple pressure-sensitive strips
We present a set of interaction techniques that make novel use of a small pressure-sensitive pad to allow one-handed direct control of a large number of parameters. The surface of...
Gábor Blaskó, Steven Feiner