Sciweavers

3037 search results - page 95 / 608
» A High Performance Application Representation for Reconfigur...
Sort
View
ICIP
2006
IEEE
16 years 8 months ago
Improved Multiplexed Image Reconstruction Performance Through Optical System Diversity Design
Multiplexed image reconstruction, estimating high resolution images from multiple low resolution images with highly overlapped fields of view, is improved when the magnification o...
Sally L. Wood, Hsueh-Ban Lan, Dinesh Rajan, Marc P...
DATE
2009
IEEE
109views Hardware» more  DATE 2009»
16 years 1 months ago
A design methodology for fully reconfigurable Delta-Sigma data converters
This paper presents a design methodology for fully reconfigurable low-voltage Delta-Sigma converters as for instance used in next-generation wireless applications. The design metho...
Yi Ke, Jan Craninckx, Georges G. E. Gielen
DATE
2008
IEEE
115views Hardware» more  DATE 2008»
16 years 23 days ago
Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking
Run-time reconfigurable logic is a very attractive alterative in the design of SoC. However, configuration overhead can largely decrease the system performance. In this work, we p...
Yang Qu, Juha-Pekka Soininen, Jari Nurmi
CODES
2002
IEEE
15 years 11 months ago
Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures
Dynamic run-time scheduling in System-on-Chip platforms has become recently an active area of research because of the performance and power requirements of new applications. Moreo...
Juanjo Noguera, Rosa M. Badia
ICES
2005
Springer
177views Hardware» more  ICES 2005»
15 years 11 months ago
Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs
Evolvable Hardware arises as a promising solution for automatic digital synthesis of digital and analog circuits. During the last decade, a special interest has been focused on evo...
Andres Upegui, Eduardo Sanchez